
JTAG-Booster for Analog Devices ADSP-21xxx
ID2
TIMEXP
SBTS#
PA#
BR6#
BR5#
BR4#
BR3#
BR2#
BR1#
BRST
SDCLK0
SDCLK1
SDA10
SDCKE
CLKOUT
CAS#
RAS#
HBR#
HBG#
REDY
ACK
CS#
CLKDBL
DQM
SDWE#
CLK_CFG1
CLK_CFG0
DMAR2#
DMAG2#
DMAR1#
DMAG1#
NC1
L0DAT0
L0DAT1
L0DAT2
L0DAT3
L0DAT4
L0DAT5
L0DAT6
L0DAT7
L0ACK
Inp
Inp
Inp
Inp
Inp
Inp
Inp
Inp
Inp
Inp
Inp
Out,Lo
Out,Lo
Out,Lo
Out,Lo
Out,Lo
Out,Hi
Out,Hi
Inp
Inp
Inp
Inp
Inp
Inp
Out,Hi
Out,Hi
Inp
Inp
Inp
Out,Hi
Inp
Out,Hi
Inp
Inp
Inp
Inp
Inp
Inp
Inp
Inp
Inp
Inp
//
// Timer Expired
// Suspend Bus & Three-State
// Priority Access
// Multiprocessing Bus Request
//
//
//
//
//
// Sequential Burst Access
// SDRAM Clock Output 0
// SDRAM Clock Output 1
// SDRAM A10 Pin
// SDRAM Clock Enable
// Local Clock Out
// SDRAM Column Access Strobe
// SDRAM Row Acess Strobe
// Host Bus Request
// Host Bus Grant
// Host Bus Acknowledge
// Memory Acknowlwdge
// Chip Select ADSP-21161
// Crystal Double Mode Enable
// SDRAM Data Mask
// SDRAM Write Enable
// Core/CLKIN Ratio Control
//
// DMA Request 2
// DMA Grant 2
// DMA Request 1
// DMA Grant 1
//
// Link Port 0 Data
//
//
//
//
//
//
//
// Link Port 0 Acknowledge
JTAG_ADSP-21xxxa.doc
33